Stalls, due to mis-matches in communication rates, are a major performance obstacle in pipelined circuits. If the rate of data production is faster than the rate of consumption, the resulting design performs slower than when the communication rate is matched. This can be remedied by inserting pipeline buffers (to temporarily hold data), allowing the producer to proceed if the consumer is not ready to accept data. The problem of deciding which channels need these buffers (and how many) for an arbitrary communication profile is called the slack matching problem; the optimal solution to this problem has been shown to be NP-complete.
INTRODUCTION
A pipelined circuit is well-balanced if all computation stages are allowed to execute as soon as the input data is available. Stalls in the pipeline occur due to various reasons; one fundamental cause of pipeline stalls is a mis-match between the data production and consumption rates. Consider the example in Fig. 1a . It shows two pipelined circuit loops, C1 and C2, executing concurrently, which must synchronize twice; at stages X and Y. Assuming that the delay along cycle C1 is much greater than the delay along C2, the critical cycle of execution for this circuit is shown in Fig. 1b . This critical cycle passes not just through forward edges of the graph, but also through a backward edge (along channel AX). Such backward edges are used to acknowledge previously produced data items. Stage A cannot generate new data until such an acknowledgment is received from X.
This bottleneck occurs because of a re-convergent path that is unbalanced, Y-X > (Y-A + A-X). Data items from previous iterations clog up the shorter path, thus constricting the progress of A until X consumes the waiting data items. Inserting the buffer acts as temporary storage for new data items, thus enabling A to continue along path AY; the result is a shorter critical cycle latency. In this paper, we show that backward edges along the critical cycles are indicative of the presence of bottlenecks. The backward edge is manifest in different forms and patterns depending on the design style, e.g., in asynchronous [9] and latency insensitive synchronous systems [6] , it is an explicit control signal representing the acknowledgment of a handshake; for a synchronous FIFO, it may be the fifo full signal. When the critical cycle of execution is free of such backward edges, then it represents the largest cycle in the circuit constructed from just forward edges. This cycle is referred to as the algorithmic cycle of the circuit, and has been shown to be a performance bound for a given pipelined circuit design [1, 3] , and is free of communication bottlenecks. Slack matching is an optimization that determines the minimum number of buffers that must be inserted in order to guarantee that the critical cycle of execution is the algorithmic cycle. Previous approaches to slack matching [1, 8, 6] have cast the optimization as a constraint satisfaction problem that meets the algorithmic cycle time constraint. The complexity of these solutions are NP-complete. Our solution is an efficient heuristic which is inspired by examining the properties of the critical cycle, which we refer to as the Global Critical Path (GCP) [12] . We observe that: (a) it is possible to accurately model the GCP for a circuit in a given initial state; (b) the backward edges that represent communication bottlenecks will manifest themselves as a precise pattern on the GCP, whose topology is directly correlated to the protocol used to communicate over a given channel; and (c) when a buffer is inserted on such a channel, it is possible to eliminate the bottleneck, and to efficiently and accurately re-compute the GCP to reflect the new critical cycle.
Based on these observations, we propose an algorithm that starts with the GCP for an initial state of the circuit, examines it for bottleneck patterns representing mis-matched communication rates, inserts pipeline buffers to eliminate the bottlenecks, updates the GCP and looks for more opportunities. This is repeated until no more bottlenecks can be removed from the GCP. We show that this algorithm is efficient and, in practice, achieves linear time complexity in the number of communication channels in the system. The algorithm is a heuristic since we cannot prove that the algorithmic cycle time will be met, or that the minimum number of buffers will be inserted. However, experimental results indicate that the heuristic achieves a solution that is provably either optimal, or is within a 5% approxi- mation margin. The result is significant performance improvement (up to 60% speedup) and improved energy efficiency, as reported by post-layout simulations.
In this paper, we focus on an asynchronous communication protocol, the four-phase bundled data protocol [4] . However, the concepts proposed can be adapted to other protocols as well. Section 2 introduces the modeling and analysis framework that infers the necessary metrics for use in the optimization phase. Section 3 describes the slack matching algorithm, which we compare to previous work in Section 4. In Section 5, we report experimental results, and conclude in Section 6.
MODELING AND ANALYSIS
Asynchronous circuit design is characterized by the absence of a global synchronization signal, e.g., a clock. Fig. 2a shows the interface of a typical asynchronous stage. Each data channel carries additional control signals, which participate in the handshake protocol. Fig. 2b shows the architecture of this stage: it has a controller, HS unit, which implements the local handshaking and latches the result. Fig. 2c shows a four-phase handshake protocol [4] , which is commonly used in asynchronous designs for data transfers between stages; we apply our slack matching algorithm in the context of this protocol.
System Modeling
We model the performance behavior of these circuits at the pipeline stage granularity. Specifically, we capture dependence relations between the handshake events at the pipeline stage interface. An analysis phase then computes the steady-state timing dependencies between these events, which form the input to the slack matching algorithm. We formally describe this modeling and analysis phase in the remainder of this section.
The behavior of a given circuit is captured by the system, N = (E, B, In, Out, X, R, M, M 0 ). An event, e ∈ E, represents a transition on a control signal in the circuit. It is alive when the equivalent circuit transition has fired. The set of all live events is given by M, and M 0 is the set of events initially live. A behavior, b ∈ B, defines how an event becomes alive. It is associated with some input events (In : B → 2 E ), and generates some output events (Out : B → 2 E ). It is satisfied when all its input events are alive (In(b) ⊆ M). In the absence of choice [13] , a behavior can fire once it is satisfied, and this will make all its outputs live.
Choice and conditional flow semantics [13] are modeled by allowing multiple behaviors to fire the same events. Thus, ∃b 1 , b 2 ∈ B, s.t., Out(b 1 )∩Out(b 2 ) = / 0. For unique (deterministic) choice, only one of these behaviors can be satisfied at any instant, i.e., In(b 1 ) ∪ In(b 2 ) ⊂ M is an invariant. Arbitration (non-deterministic) choice is modeled by specifying mutually exclusive behaviors, X : B → 2 B . A member (X(b) ⊆ B) is a set of behaviors which may be satisfied simultaneously, but their outputs are mutually exclusive. Thus, b fires iff:
If two members of X(b) are satisfied in the same instant, then one of them is probabilistically chosen to fire, reflecting the non-deterministic firing semantics of arbitration behaviors. If b is a non-choice or unique choice behavior, X(b) = / 0.
Finally, we define R : E → E, which specifies how an event becomes dead; an event e ∈ M is removed from M when R(e) becomes alive. For example, the rising transition of a circuit signal will render the falling transition of the same signal as dead. The following models the adder in Fig. 2a , assuming that it implements the protocol described in Fig. 2c :
Behavior b 1 describes how the adder functions. Once its input data channels are valid (indicated by r 1 ↑ and r 2 ↑), and its previous output has been consumed (i.e., a o1 ↓ and a o2 ↓), the adder processes its inputs, generates a new output (r o ↑), and acknowledges its inputs (a 1 ↑ and a 2 ↑). Behaviors b 2 and b 3 describe the reset phase of the handshake as shown in Fig. 2c . Notice that the sets In and Out only specify the input and output handshake signals of the pipeline stage interface. Thus, behaviors in the model are restricted to control events (handshake events, in particular), implying that internal events, implementation details, and datapath logic are abstracted away. This not only leads to a large reduction in the model size, but also decouples system modeling from system implementation.
Model Analysis
Performance can be analyzed by associating a delay, D : B → R, with every behavior in the model. This is the expected execution latency through the micro-architectural blocks that b describes. Depending on the system and the environment, these delays may be deterministic or stochastic. The model can now be analyzed by simulating the firing sequence of events and behaviors -when b ∈ B is satisfied, it fires after D(b) time units, generating its output events, which in turn satisfy other behaviors. This analysis is similar to techniques proposed for analyzing event-rule systems [3] , marked graphs [7] , and Petri-Nets [13] . The weaknesses of all these techniques are (a) their inability to scale when analyzing large problem sizes (on the order of thousands of events and beyond), and (b) their inability in handling systems with choice.
To overcome these difficulties, we employ a trace-based simulation technique to focus the analysis on the most commonly expected input vectors. Since there is a one-to-one correspondence between events and signal transitions, and between behaviors in the model and microarchitectural blocks in the circuit, we simulate the synthesized and laid out circuit using commercial simulators (like Modelsim), and analyze the model during circuit simulation. This results in an accurate delay model, and our experiments reveal a low overhead (about 6%) in analyzing the model during simulation. 
Global Critical Path (GCP).
If b last is the last behavior to fire in the timed execution, then we define the GCP as the sequence of behaviors,
Equivalently, it is also the event sequence, < e 1 , ..., e last >, s.t., e i = Crit(b i ).
The slack and GCP metrics thus constructed are described for a timed execution [13] . Thus, there may be multiple instances of a given b in the GCP. Since the number of times a behavior fires can be potentially large, we summarize slack and GCP on an untimed model. in this manner leads to information loss, but it also biases the analysis for the common case. These metrics are key components in our slack matching algorithm, which is described in the following section.
SLACK MATCHING
Beerel [1] notes that there are only two causes for communication bottlenecks: re-convergent paths and short loops. For example, the design in Fig. 1 has a re-convergent path that causes a bottleneck. The key insight to finding the bottlenecks in both these cases is the observation that these bottlenecks are manifest as a precisely defined pattern (critical event sequence) on the GCP. The shape of this sequence is defined by the communication protocol employed.
Re-convergent paths. These are the most common source of bottlenecks in large concurrent systems. To find and eliminate these bottlenecks, an analysis of the communication protocol is essential. In some cases, the re-convergent path is not immediately apparent, but can be uncovered only by examining the protocol interactions. For example, there are apparently no re-convergent paths in Fig. 3a , but when the handshake event interaction is observed, we notice that a reconvergent path exists, forking at stage s. The join point, however, is not a single stage, but three stages together (v, x and w). To understand why, consider Fig. 3b which shows for each channel, the Req/Ack signals that implement the 4-phase handshake described in Fig. 2c . The model describing the firing behavior for these signals is similar to the adder example in Section 2.1. Assume that the path sv is much longer than sy. If r mn and a mn are the Req/Ack signals of the channel from m to n, then r sy ↑ arrives much earlier than r sv ↑. Stage y can begin the handshake on channels ys and yw, firing r ys ↑ and r yw ↑. After this, w acknowledges with a yw ↑, and the reset phase begins when y generates r yw ↓. However, the reset phase cannot complete since w must wait for r xw ↓ from x, before generating a yw ↓. Event r xw ↓, in turn, is awaiting a xv ↑, which in turn is awaiting r sv ↑, the latter representing data along the longer path from s. Thus, stages v, x and w are all involved in the handshake along both paths, sw and sv, and together they form the join point of the re-convergent path from s.
If the cycle s − y − s is shorter than the path sv, then, in steady state, r sy ↑ always arrives earlier than (and is waiting for) a yw ↓, i.e., the next iteration is throttled due to the late completion of the handshake reset phase of the previous iteration, resulting in a bottleneck; the GCP is: r sv ↑, a xv ↑, r xw ↓, a yw ↓, r ys ↑ * . In other words, if no bottleneck exists, then a stage should process its inputs as soon as they all arrive. In essence, the appearence of the reset event sequence, a xv ↑, r xw ↓, a yw ↓ on the GCP is indicative of a slow consumer, resulting in a bottleneck.
If a buffer is inserted on channel xv (Fig. 3c) , then the late ack, a xv ↑ can now be generated early since it no longer needs to wait for r sv ↑; in other words, the buffer acts as temporary storage for the early arriving input at stage v. The ack event can now be generated as soon as r xv ↑ fires, implying that inserting a buffer accelerates the generation of a xv ↑ by the amount of time r xv ↑ was kept waiting, which is noth- ing but Slack(r xv ↑, b ), where b fires a xv ↑. This is a key insight in the bottleneck elimination algorithm as described in Section 3.1. The early ack event, a xv ↑, in turn, produces early r xw ↓ and a yw ↓ events, thus eliminating the bottleneck. The GCP of the design now shifts to the topology shown in Fig. 3c .
Short Loops.
A similar situation occurs in the presence of short loops as shown in Fig. 3d-f . In this case, the forward delay to transmit data around the loop (i.e., along path [r yw ↑→ r wy ↑]) is shorter than the delay to reset the handshake backwards along the same loop, resulting in the GCP shown in Fig. 3e . Again, the insertion of a buffer hastens the generation of the critical events resulting in a GCP devoid of the handshake reset events. Notice that after buffer insertion, the GCP is shorter in both cases (Fig. 3c,f) .
In summary, we note that for any communication protocol, we can identify two event sequences -p d signifies the generation of new data by the producer, and p s is a synchronization path, which signifies the acceptance of this data by the consumer. For example, in the four phase protocol, p d = r↑ and p s = a↑, r↓, a↓ ; for a synchronous FIFO with protocol signals, {enq, deq, f ull, empty}, p d = enq, empty , and p s = deq, f ull . Ideally, we would like p s to occur in parallel, before the next iteration's data shows up. If not, we will have new data, which we are not ready to process, implying a bottleneck. It can be shown that for any protocol, the GCP can be captured by the regular expresion: p * d , p * s * . In fact, the short-loop bottlenecks will always feature at least two consecutive p s sequences on the GCP, or as in the pathological example in Fig. 3e , the GCP may be just p s * . The GCP for a bottleneck-free system, however, will be p d * . Fig. 4 describes the overall algorithm for eliminating p s sequences from the GCP. It iteratively finds a p s sequence, inserts buffers and updates the system model. The p s sequences are considered for elimination in topological-sort order of the GCP. This is because it is highly likely that such sequences are the cause for the appearance of others downstream. The remainder of this section describes how we eliminate p s sequences from the GCP, and how the GCP and system model are updated once a buffer is inserted. We end the section with an analysis of the complexity and optimality of the algorithm. Although the algorithm is described for a 4-phase asynchronous handshake proto- 
Bottleneck Elimination
Observe that the p s sequence a xv ↑, r xw ↓, a yw ↓ is on the GCP in Fig. 3b , because r sy ↑ arrives earlier at the behavior, call it b c , which generates r ys ↑. To make the p s sequence non-critical, we must generate it sooner by at least Slack(r sy ↑, b c ), which is the slack on the waiting event. In general, let e c (fired by b c ) be the event that succeeds the p s sequence on the GCP, and Slack other = Slack(e c , b c ) be the slack on the waiting event at b c that p s must offset.
Since the p s sequence on the GCP is a chain of locally critical events, firing the first event of p s (call it e 1 generated by behavior b 1 ) earlier, will accelerate the firing of all events in p s . This may be achieved by inserting a buffer along the channel, chan(e 1 ), associated with e 1 ; a necessary condition for this, however, is that the p d event of chan(e 1 ), which is an input to b 1 must have positive, non-zero slack. For example, in Fig. 3b , e 1 is a xv ↑; inserting a buffer along xv can hasten the generation of a xv ↑ only if r xv ↑ (which is the p d event of xv) has positive, non-zero slack. Inserting a buffer ensures that the locally critical event which was constricting p s would not affect its firing anymore, e.g., r sv ↑ is not necessary to fire a xb ↑ in Fig. 3c . Further, if this slack is larger than Slack other , then we would have reached our goal. Thus, to yield a GCP free of p s sequences, we must ensure that this condition can be achieved along every p s sequence that could potentially precede e c , and appear on the GCP.
Let the set P c represent every p s sequence that could precede a given e c on the GCP. We can visualize this set as a tree, whose root is e c , and every path from leaf to root represents a p s sequence in P c . The depth of the tree is (|p s | + 1), which is four in our protocol. For example, Fig. 5a shows this tree for e c = r ys ↑ in Fig. 3b . To determine if there is sufficient slack to offset Slack other at b c (which fires e c ), we compute the following:
where e i is the i th event in a given p s sequence (thus e |ps| is an a↓ event, e.g., a yw ↓ in Fig. 3b ), behavior b i fires e i , r 1 ↑ is the p d event of chan(e 1 ), e.g., r xv ↑ in Fig. 3b . This computation is illustrated in Fig. 5b . FreeSlack(p s ) specifies, for each path through the tree (see Fig. 5a ), the amount slack the p s sequence has since the firing of its first event, e 1 , until the firing of e c . There exists at least one p s ∈ P c , i.e., one path through the tree, whose FreeSlack(p s ) value is zero; this is the sequence on the GCP, e.g., vxwy in Fig. 5b . AvailSlack(p s ) specifies the slack that would be available if we were to insert a buffer on chan(e 1 ), and apportion the slack from the waiting r↑ event of chan(e 1 ). This is equivalent to the slack on the r↑ event of the channel between a leaf of the tree and its parent, e.g., slack of r xv ↑. MinAvail, the minimum of all AvailSlack, specifies the maximum slack that can be generated by inserting buffers on the leaves of the tree. If this quantity is larger than Slack other , then some event that is not in any p s ∈ P c (e.g., r sy ↑ in Fig. 3b ), will become locally critical thus eliminating p s from the GCP. Thus, (1) (2) , which if satisfied results in a buffer insertion. Being conservative, however, a buffer is inserted only if this difference is larger than the latency through the buffer itself; otherwise, the output, r↑, of the buffer will be locally critical downstream, but not necessarily on the GCP.
Metric Update
The above algorithm described how to eliminate one p s pattern from the GCP; there may however be many more, and eliminating one may introduce others. Before looking for more opportunities, however, the model and the slack/GCP metrics must be updated to reflect changes due to the newly inserted buffer. For example, insertion of buffer, b, along channel xv in Fig. 3c , eliminates an existing channel, xv, and introduces two new channels, xb and bv, resulting in a corresponding change to the event set of the model. The slack values for the new events can be trivially determined. For example, the slack on the r bv ↑ is the slack on the event it replaced, r xv ↑, minus the delay of generating r bv ↑ from b. Changes to slack on the other local events can be similarly determined.
Next, these changes are propagated globally. This is done by computing the minimum slack at each b ∈ B, and if this value has changed, then the difference is propagated to b , iff:
0. The effect of slack change needs to be propagated only once throughout the model, i.e., the propagation stops if the same input at the same behavior is reached again. This is because the initial slack from the analysis is a steady state property (in fact, an asymptote in systems without choice). A local change to slack implies a change to the steady state value, whose effect needs to be propagated to other events in the system.
Clearly, the slack and GCP updates are heuristics due to the lack of iteration history. We validated our algorithms by comparing the slack estimated by this update technique against a complete re-analysis of the model. The result of the comparison is shown in Fig. 6 . If es-timated slack is S e and actual slack is S r , then the X-axis shows the error value as Err = Se Se+Sr × 100; i.e., Err = 50 indicates an accurate estimation. Each trendline represents a benchmark from Table 1 , and the plot shows the percentage of all events with a given error value. These results indicate that, on average, our slack estimation is accurate for more than 75% of all events, and more than 90% of events are within a ±10% error margin, validating this update method. The reasons for the inaccuracies are two-fold: (1) lack of iteration history, and (2) some latency estimates (D(b)) may not match those from actual post-layout values.
Complexity and Optimality
The computational complexity of our algorithm (as described in Fig. 4 ) is summarized as follows: (1) Finally, we address the question of optimality. There are two axes of optimality in slack matching: (a) the critical cycle must be the algorithmic cycle time, and (b) the number of pipeline buffers inserted to achieve this constraint is minimized. If the GCP, which is the critical cycle, is made up of only p d events (which are r↑ in the 4-phase protocol) and does not contain any newly introduced pipeline buffers, then it is guaranteed to be the algorithmic cycle. Observe, however, that in the case of short loops (Fig. 3f) , buffers are always inserted on the GCP; thus the presence of buffers on the GCP does not imply non-optimality, but their absence guarantees optimality. The second optimality property, however, cannot be proven without an exhaustive analysis akin to [1] . While we cannot prove whether or not the heuristic algorithm can find an optimal solution, we can determine an approximation margin, ε, which specifies how far off the optimal a generated solution could be, in the worst case. If the GCP consists of only p d events and does not contain any newly inserted buffers, then ε = 0, and the solution is optimal. If the GCP contains N B new buffers, the delay through the buffer for generating p d is D(bu f f ), and the algorithmic cycle time constraint is C o , then ε =
NB×D(bu f f )
Co , in the worst case. We note that since N B is typically very small (see Table 1 ), ε is also very small (< 5% in our experiments).
RELATED WORK
Proposals for slack matching a circuit design can be grouped into two categories: delay insertion to optimize the clock cycle time in synchronous circuits [2, 10] , and those that minimize the global cycle time in data driven systems, e.g.,Latency Insensitive synchronous (LIS) designs [6] and asynchronous circuit designs [1, 8] . All these proposals take a similar approach to the solution: a target timing constraint is defined, and equations for circuit timing dependencies are Table 1 .
set up to meet the given timing constraint, which are then solved by a linear programming optimization.
The latter category [1, 8, 6 ], which attacks a problem similar to the one in this paper, defines a constraint satisfaction problem, where one of the constraints is for the critical cycle latency to be equal to the algorithmic cycle latency; the optimization objective is to minimize the number of buffers inserted to achieve this constraint. In contrast, our algorithm finds and eliminates bottlenecks by explicitly modeling them in the GCP. In terms of complexity, previous algorithms generally involve finding the cycle time constraint (the algorithmic cycle), generating a system of linear constraints, and solving the optimization problem. Determining the cycle time constraint in their approaches, and finding the GCP and slack metrics in ours, has comparable complexities. From here, we diverge from previous work. Determining the linear constraints and solving the optimization problem has been shown to be O(m 2 n 2 ) [8] and NP-complete respectively (where m and n are the number of edges and nodes in the graph). We decompose the hard problem into smaller sub-problems that are iteratively solved. The overall complexity is O(m 2 f 2 o f i ) in the worst-case, and O(m) in practice. In terms of capabilities, previous work cannot generate the LP constraints in the presence of choice. Our heuristic, on the other hand, naturally adapts to systems with all types of choice. The drawback of our approach is that creating smaller sub-problems prevents us from being able to prove its optimality. However, our results indicate that the solutions for many benchmarks are indeed optimal in the algorithmic cycle time.
EXPERIMENTAL RESULTS
We have implemented our algorithm in a toolflow that automatically synthesizes asynchronous circuits implementing a four-phase, bundled data protocol [11] . Synthesis uses a standard-cell flow, and targets a [180nm/2V] technology library. A property of our algorithm is that when it insert buffers, it is guaranteed to improve performance as described in Section 3.1. But, when no opportunities exist (i.e., there are no p s sequences on the GCP), it leaves the design unchanged. In this section, we report on the results of the kernels from the Mediabench suite [5] that could be improved. We randomly picked kernels from these benchmarks, and noticed that more than 50% of those tested could be improved. Table 1 shows these kernels and their sizes in terms of the number of pipeline stages, behaviors and events.
The last column in Table 1 lists the number of iterations the algorithm took to converge, and the number of pipeline buffers inserted in each iteration. More than one pipeline buffer may be inserted per iteration as described in the slack tree analysis algorithm (see Fig. 5 ). All the generated solutions result in a GCP consisting of only p d events. For seven of these kernels, the GCP does not contain any new buffers, and thus the solution is optimal (ε = 0). For the remainder (K3, K7 and K10), we have determined that ε < 5%, in the worst case.
Our experiments indicate that the number of buffers inserted correlates with what caused the p s bottleneck to appear on the GCP. In re-convergent paths, for which the critical event after the p s sequence Table 1 : List of kernels used. The last column shows the number of buffers inserted in each iteration of the algorithm. The Huffman circuit went through 22 iterations, with one buffer inserted in each.
is an r↑ (see Fig. 3b ), the shorter paths of the re-convergent join need only as many buffers as the number of waves of computation that could collide at the forking point. In short loops, for which the critical event after p s is an a↑ event (see Fig. 3e ), the waves of computation between successive iterations interfere, and these typically require more buffers.
In larger designs, re-convergent paths are dominant, and thus just a few buffers are sufficient for slack matching. In smaller designs, both types of bottlenecks may be present; moreover, fixing a re-convergent bottleneck typically gives rise to short-loop bottlenecks. Thus, more buffers are required in these cases. Acyclic designs can also exhibit bottlenecks if they are incorporated in streaming applications. For the acyclic benchmark, we injected the successive waves of inputs into the circuit, as soon as the input channels could accept them; thus we are testing its maximum capacity. Since only relative timing is measured by slack, it naturally adapts to capturing the behavior of these designs. Since we have loaded the circuit to maximum capacity, there are several waves of computation following each other in quick succession leading to the short-loop bottleneck variety. Consequently, this design required the most buffers (22), and the algorithm inserted one in each iteration of its optimization loop. Fig. 7 shows the relative improvements in overall kernel performance and energy-delay product after applying the algorithm; a higher bar implies larger improvements. Performance refers to end-to-end latency except for the acyclic circuit (K10), for which it refers to throughput. Overall, the algorithm is capable of significantly boosting performance, over 60% in the gsm e kernel, by inserting just a small number of buffers and running for a handful of iterations. Power increases due to the extra buffers, and also because the same amount of switching activity now occurs in a shorter time period. The overall effect, captured by the energy-delay metric, however, shows encouraging improvements. The geometric means of performance speedup and energy-delay improvements are 22% and 28% respectively for these experiments. The running time of the algorithm is less than ten seconds for all the designs listed in the table, and even lesser when no bottleneck exists. Comparatively, in previous work, the run-time to solve the LP formulation for large designs (thousands of events) take on the order of hundreds [1] or even thousands [6] of seconds in solving the optimization; in terms of the number of buffers inserted relative to the problem size, our algorithm is comparable to those reported in [6, 1] .
CONCLUSIONS
We have described a heuristic slack matching algorithm that eliminates pipeline bottlenecks caused by mis-matched communication rates. The algorithm models system in terms of event slack and the Global Critical Path (GCP). We show that examining the communication protocol alone allows one to infer patterns, whose presence on the GCP indicate bottlenecks due to mis-matched communication rates. Based on these observations, the algorithm identifies bottlenecks on the GCP, eliminates them by inserting pipeline buffers, updates the system state and repeats these steps until no more bottlenecks are found. In this paper, we have focused on asynchronous circuit designs, however, the proposed modeling abstraction enables portability to other design styles as well. Further, since we rely on slack and GCP metrics, the algorithm can be applied to arbitrary graph topologies and systems with choice.
Compared to the optimal solution to slack matching, which is NPcomplete, the proposed heuristic has a worst-case quadratic time complexity in the number of communication channels, and a linear time complexity, in practice. While we cannot prove whether the algorithm can converge on an optimal solution, we can bound the approximation margin for a given a solution; our experiments reveal that, in most cases, the solutions can be verified to be optimal; if not, it is within a 5% approximation margin, in the worst case. The results also show encouraging improvements (upto 60%) in performance and energydelay.
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